МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

TEXAS INSTRUMENTS

Π’Ρ€ΠΈΠ³Π³Π΅Ρ€, Π½Π΅ΠΈΠ½Π²Π΅Ρ€Ρ‚ΠΈΡ€ΠΎΠ²Π°Π½Π½Ρ‹ΠΉ Π½Π° 3 состояния, ΠΏΠΎΠ»ΠΎΠΆΠΈΡ‚Π΅Π»ΡŒΠ½Ρ‹ΠΉ Ρ„Ρ€ΠΎΠ½Ρ‚, D, 17 нс, 60 ΠœΠ“Ρ†, 6 мА, SOIC...
203 β‚½
Π’Ρ€ΠΈΠ³Π³Π΅Ρ€, со сбросом, Π½Π΅ΠΈΠ½Π²Π΅Ρ€Ρ‚ΠΈΡ€ΠΎΠ²Π°Π½Π½Ρ‹ΠΉ, ΠΏΠΎΠ»ΠΎΠΆΠΈΡ‚Π΅Π»ΡŒΠ½Ρ‹ΠΉ Ρ„Ρ€ΠΎΠ½Ρ‚, D, 17 нс, 25 ΠœΠ“Ρ†, 4 мА, DIP.The CD74HCT174E is a hex high speed CMOS edge triggered D-type Flip-flop with reset. It possess low power and speeds comparable to low power Schottky TTL circuits. It contains six master-slave flip-flops with a ..
83 β‚½
Π’Ρ€ΠΈΠ³Π³Π΅Ρ€, со сбросом, Π½Π΅ΠΈΠ½Π²Π΅Ρ€Ρ‚ΠΈΡ€ΠΎΠ²Π°Π½Π½Ρ‹ΠΉ, ΠΏΠΎΠ»ΠΎΠΆΠΈΡ‚Π΅Π»ΡŒΠ½Ρ‹ΠΉ Ρ„Ρ€ΠΎΠ½Ρ‚, D, 17 нс, 25 ΠœΠ“Ρ†, 4 мА, SOIC.The CD74HCT174M is a hex high speed CMOS edge triggered D-type Flip-flop with reset. It possess low power and speeds comparable to low power Schottky TTL circuits. It contains six master-slave flip-flops with a..
95 β‚½
Π’Ρ€ΠΈΠ³Π³Π΅Ρ€, со сбросом, Π΄ΠΎΠΏΠΎΠ»Π½ΠΈΡ‚Π΅Π»ΡŒΠ½Ρ‹ΠΉ Π²Ρ‹Ρ…ΠΎΠ΄, Π΄ΠΈΡ„Ρ„Π΅Ρ€Π΅Π½Ρ†ΠΈΠ°Π»ΡŒΠ½Ρ‹ΠΉ, ΠΏΠΎΠ»ΠΎΠΆΠΈΡ‚Π΅Π»ΡŒΠ½Ρ‹ΠΉ Ρ„Ρ€ΠΎΠ½Ρ‚, D, 13 нс, 25 ΠœΠ“Ρ†...
57 β‚½
Π’Ρ€ΠΈΠ³Π³Π΅Ρ€, Π΄ΠΈΡ„Ρ„Π΅Ρ€Π΅Π½Ρ†ΠΈΠ°Π»ΡŒΠ½Ρ‹ΠΉ, ΠΏΠΎΠ»ΠΎΠΆΠΈΡ‚Π΅Π»ΡŒΠ½Ρ‹ΠΉ Ρ„Ρ€ΠΎΠ½Ρ‚, D, 13 нс, 25 ΠœΠ“Ρ†, SOIC, 16 Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)...
181 β‚½
4 BIT BINARY UP/DOWN COUNTER, DIP-16...
0 β‚½
LOGIC, SYNC 4-BIT UP/DN CNTR, 16SOIC...
79 β‚½
LOGIC, SYNC 4BIT UP/DN CNTR, 16DIP.The CD74HCT193E is a 4-bit high speed CMOS presettable synchronous Binary Up/Down Counter with asynchronous reset. Presetting the counter to the number on the preset data inputs (P0 to P3) is accomplished by a low asynchronous parallel load input (PL\). The counter..
110 β‚½
Logic function (IC): Presettable Synchronous 4-Bit Binary Up/Down Counter...
0 β‚½
РСгистр сдвига, Π£Π½ΠΈΠ²Π΅Ρ€ΡΠ°Π»ΡŒΠ½Ρ‹ΠΉ, 1 Π­Π»Π΅ΠΌΠ΅Π½Ρ‚, DIP, 16 Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²), 4.5 Π’, 5.5 Π’...
78 β‚½
ЛогичСский элСмСнт И-НЕ, сСмСйство HCT, 4 Π²Ρ…ΠΎΠ΄Π°, 4.5Π’ Π΄ΠΎ 5.5Π’, DIP-14...
56 β‚½
ЛогичСский элСмСнт И-НЕ, сСмСйство HCT, 4 Π²Ρ…ΠΎΠ΄Π°, 4мА, 4.5Π’ Π΄ΠΎ 5.5Π’, SOIC-14.The CD74HCT20M is a high speed CMOS Logic dual 4-input NAND Gate. The logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integr..
0 β‚½
Показано с 3217 ΠΏΠΎ 3228 ΠΈΠ· 27805 (всСго 2318 страниц)