Меню
Корзина

Триггеры-защелки

LOGIC, QUAD NAND R/S LATCH, 16SOIC.The CD4044BD is a quad CMOS NAND SR Latch with 3-state outputs. Each latch has a separate Q output and individual SET and RESET inputs. The Q outputs are controlled by a common ENABLE input. A logic 1 or high on the ENABLE input connects the latch states to the Q o..
84 ₽
QUAD NAND R/S-LATCH, 3-STATE, SOIC16...
0 ₽
Защелка, CD4044, SR, С Тремя Состояниями, 50 нс, SOIC...
0 ₽
LOGIC, QUAD NAND R/S LATCH, 16SOIC...
78 ₽
IC, LOGIC, 4000, LATCH.The CD4044BE is a quad CMOS NAND SR Latch with 3-state outputs. Each latch has a separate Q output and individual SET and RESET inputs. The Q outputs are controlled by a common ENABLE input. A logic 1 or high on the ENABLE input connects the latch states to the Q outputs. A lo..
47 ₽
IC, QUAD NAND R/S-LATCH, 3-STATE, SOP-16...
50 ₽
QUAD R/S-LATCH, TRI-STATE, TSSOP-16...
32 ₽
LOGIC, 4BIT D-TYPE REGISTER, 16TSSOP...
53 ₽
IC, LOGIC, 4000, LATCH.The CD4099BE is a 8-bit CMOS Addressable Latch can perform a variety of functions. Data are inputted to a particular bit in the latch when that bit is addressed (by means of input A0, A1, A2) and when WD is at a low level. When WD is high, data entry is inhibited, however, all..
88 ₽
LOGIC, 8BIT ADDRESSABLE LATCH, 16SOIC.The CD4099BM is a 8-bit CMOS Addressable Latch can perform a variety of functions. Data are inputted to a particular bit in the latch when that bit is addressed (by means of input A0, A1, A2) and when WD is at a low level. When WD is high, data entry is inhibite..
215 ₽
LOGIC, DUAL 4BIT LATCH 20V, 24TSSOP...
213 ₽
Показано с 13 по 24 из 271 (всего 23 страниц)