МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

SN65LVDS33PW

SN65LVDS33PW
SN65LVDS33PW
  • НаличиС: Под Π·Π°ΠΊΠ°Π· 3-4 Π½Π΅Π΄Π΅Π»ΠΈ
  • Артикул: SN65LVDS33PW
0 β‚½
Π’ ΠΊΠΎΡ€Π·ΠΈΠ½Ρƒ

LVDS LINE RECEIVER, 400MBPS, TSSOP-16.


The SN65LVDS33PW is a quad LVDS Data Line Receiver offers the widest common-mode input voltage range in the industry. This receiver provides an input voltage range specification compatible with a 5V PECL signal as well as an overall increased ground-noise tolerance. Precise control of the differential input voltage thresholds allows for inclusion of 50mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than Β±50mV over the full input common-mode voltage range. The high-speed switching of LVDS signals usually necessitates the use of a line impedance matching resistor at the receiving-end of the cable or transmission media. The non-terminated SN65LVDS series is available for multidrop or other termination circuits. The receivers can withstand Β±15kV human-body model (HBM) and Β±600V machine model (MM) electrostatic discharges to the receiver input pins with respect to ground without damage.

Π₯арактСристики
SVHC (Особо ΠžΠΏΠ°ΡΠ½Ρ‹Π΅ ВСщСства)No SVHC (15-Jun-2015)
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π’Ρ‹Π²ΠΎΠ΄ΠΎΠ²16Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)
Линия ΠŸΡ€ΠΎΠ΄ΡƒΠΊΡ†ΠΈΠΈ-
Максимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°85Β°C
МаксимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ3.6Π’
Минимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°-40Β°C
МинимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ3Π’
Π‘Ρ‚ΠΈΠ»ΡŒ ΠšΠΎΡ€ΠΏΡƒΡΠ° ΠŸΡ€ΠΈΠ²ΠΎΠ΄Π°TSSOP
Π’ΠΈΠΏ ΡƒΡΡ‚Ρ€ΠΎΠΉΡΡ‚Π²Π°Π”ΠΈΡ„Ρ„Π΅Ρ€Π΅Π½Ρ†ΠΈΠ°Π»ΡŒΠ½Ρ‹ΠΉ Π›ΠΈΠ½Π΅ΠΉΠ½Ρ‹ΠΉ ΠŸΡ€ΠΈΠ΅ΠΌΠ½ΠΈΠΊ
Π£ΠΏΠ°ΠΊΠΎΠ²ΠΊΠ°ΠŸΠΎΡˆΡ‚ΡƒΡ‡Π½ΠΎ
Π£Ρ€ΠΎΠ²Π΅Π½ΡŒ Π§ΡƒΠ²ΡΡ‚Π²ΠΈΡ‚Π΅Π»ΡŒΠ½ΠΎΡΡ‚ΠΈ ΠΊ ВлаТности (MSL)MSL 1 - Π‘Π΅Π·Π»ΠΈΠΌΠΈΡ‚Π½Ρ‹ΠΉ