МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

SN74LVC1G373DCKR

SN74LVC1G373DCKR
SN74LVC1G373DCKR
  • НаличиС: Под Π·Π°ΠΊΠ°Π· 3-4 Π½Π΅Π΄Π΅Π»ΠΈ
23 β‚½
Π’ ΠΊΠΎΡ€Π·ΠΈΠ½Ρƒ

D-TYPE LATCH, SMD, SC-70-6, 3.3V, REEL.


The SN74LVC1G373DCKR is a single D Latch designed for 1.65 to 5.5V VCC operation. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers and working registers. While the LE input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs. While the LE input is high, the Q output follows the data (D) input. When LE is taken low, the Q output is latched at the logic level set up at the D input. OE\ does not affect the internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. A buffered OE\ input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly.

Π₯арактСристики
SVHC (Особо ΠžΠΏΠ°ΡΠ½Ρ‹Π΅ ВСщСства)No SVHC (15-Jun-2015)
Π’Ρ‹Ρ…ΠΎΠ΄Π½ΠΎΠΉ Π’ΠΎΠΊ32мА
Π—Π°Π΄Π΅Ρ€ΠΆΠΊΠ° РаспространСния4нс
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π‘ΠΈΡ‚1Π±ΠΈΡ‚
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π’Ρ‹Π²ΠΎΠ΄ΠΎΠ²6Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)
Линия ΠŸΡ€ΠΎΠ΄ΡƒΠΊΡ†ΠΈΠΈ-
Максимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°85Β°C
МаксимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ5.5Π’
Минимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°-40Β°C
МинимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ1.65Π’
Π‘Ρ‚ΠΈΠ»ΡŒ ΠšΠΎΡ€ΠΏΡƒΡΠ° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹ Π›ΠΎΠ³ΠΈΠΊΠΈSC-70
Π’ΠΈΠΏ Π’Ρ‹Ρ…ΠΎΠ΄Π° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹Π‘ ВрСмя Бостояниями ΠΠ΅ΠΈΠ½Π²Π΅Ρ€Ρ‚ΠΈΡ€ΡƒΡŽΡ‰ΠΈΠΉ
Π’ΠΈΠΏ Π—Π°Ρ‰Π΅Π»ΠΊΠΈD Π’ΠΈΠΏΠ°
Π£ΠΏΠ°ΠΊΠΎΠ²ΠΊΠ°Π›Π΅Π½Ρ‚Π° ΠΈ ΠšΠ°Ρ‚ΡƒΡˆΠΊΠ°/Π‘ΠΎΠ±ΠΈΠ½Π°
Π£Ρ€ΠΎΠ²Π΅Π½ΡŒ Π§ΡƒΠ²ΡΡ‚Π²ΠΈΡ‚Π΅Π»ΡŒΠ½ΠΎΡΡ‚ΠΈ ΠΊ ВлаТности (MSL)MSL 1 - Π‘Π΅Π·Π»ΠΈΠΌΠΈΡ‚Π½Ρ‹ΠΉ