МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

CD74HC40103E

LOGIC, 8-STAGE DOWN COUNTER, 16DIP.


The CD74HC40103E is an 8-stage CMOS Synchronous Down Counter manufactured with high speed silicon gate technology and consist of a single output which is active when the internal count is zero. The 40103 contains a single 8-bit binary counter. Each has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count and for presetting the counter either synchronously or asynchronously. All control inputs and the TC\ output are active-low logic. In normal operation, the counter is decremented by one count on each positive transition of the clock. Counting is inhibited when the TE\ input is high. The TC\ output goes low when the count reaches zero if the TE\ input is low and remains low for one full clock period. When the PE\ input is low, data at the P0-P7 inputs are clocked into the counter on the next positive clock transition regardless of the state of the TE\ input.

Π₯арактСристики
SVHC (Особо ΠžΠΏΠ°ΡΠ½Ρ‹Π΅ ВСщСства)No SVHC (15-Jun-2015)
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π’Ρ‹Π²ΠΎΠ΄ΠΎΠ²16Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)
Максимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°125Β°C
МаксимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ6Π’
ΠœΠ°ΠΊΡΠΈΠΌΠ°Π»ΡŒΠ½Ρ‹ΠΉ Π‘Ρ‡Π΅Ρ‚255
Минимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°-55Β°C
МинимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ2Π’
Π‘Ρ‚ΠΈΠ»ΡŒ ΠšΠΎΡ€ΠΏΡƒΡΠ° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹ Π›ΠΎΠ³ΠΈΠΊΠΈDIP
Вактовая Частота25ΠœΠ“Ρ†
Π’ΠΈΠΏ Π‘Ρ‡Π΅Ρ‚Ρ‡ΠΈΠΊΠ°Π”Π²ΠΎΠΈΡ‡Π½Ρ‹ΠΉ, Π‘ΠΈΠ½Ρ…Ρ€ΠΎΠ½Π½Ρ‹ΠΉ, Π’Π½ΠΈΠ·
Π£ΠΏΠ°ΠΊΠΎΠ²ΠΊΠ°ΠŸΠΎΡˆΡ‚ΡƒΡ‡Π½ΠΎ
Π£Ρ€ΠΎΠ²Π΅Π½ΡŒ Π§ΡƒΠ²ΡΡ‚Π²ΠΈΡ‚Π΅Π»ΡŒΠ½ΠΎΡΡ‚ΠΈ ΠΊ ВлаТности (MSL)-