МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

CD4022BE

LOGIC, COUNTER/DIVIDER OCT, 16DIP.


The CD4022BE is a CMOS Octal Counter with 8 decoded outputs, 5-stage and 4-stage Johnson counters having 10 and 8 decoded outputs, respectively. Inputs include a clock, a reset and a clock inhibit signal. Schmitt trigger action in the clock input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times. These counters are advanced one count at the positive clock signal transition if the clock inhibit signal is low. Counter advancement via the clock line is inhibited when the clock inhibit signal is high. A high reset signal clears the counter to its zero count. Use of the Johnson counter configuration permits high-speed operation, 2-input decode-gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded output is normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle.

Π₯арактСристики
SVHC (Особо ΠžΠΏΠ°ΡΠ½Ρ‹Π΅ ВСщСства)No SVHC (15-Jun-2015)
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π’Ρ‹Π²ΠΎΠ΄ΠΎΠ²16Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)
Максимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°125Β°C
МаксимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ18Π’
ΠœΠ°ΠΊΡΠΈΠΌΠ°Π»ΡŒΠ½Ρ‹ΠΉ Π‘Ρ‡Π΅Ρ‚4
Минимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°-55Β°C
МинимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ3Π’
Π‘Ρ‚ΠΈΠ»ΡŒ ΠšΠΎΡ€ΠΏΡƒΡΠ° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹ Π›ΠΎΠ³ΠΈΠΊΠΈDIP
Вактовая Частота11ΠœΠ“Ρ†
Π’ΠΈΠΏ БчСтчикаДСсятичный / Π”Π΅Π»ΠΈΡ‚Π΅Π»ΡŒ
Π£ΠΏΠ°ΠΊΠΎΠ²ΠΊΠ°ΠŸΠΎΡˆΡ‚ΡƒΡ‡Π½ΠΎ
Π£Ρ€ΠΎΠ²Π΅Π½ΡŒ Π§ΡƒΠ²ΡΡ‚Π²ΠΈΡ‚Π΅Π»ΡŒΠ½ΠΎΡΡ‚ΠΈ ΠΊ ВлаТности (MSL)-