МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

SN74LS193N

LOGIC, 4BIT UP/DOWN COUNTER, 16DIP.


The SN74LS193N is a synchronous 4-bit up/down Binary Counter with dual clock and clear. This monolithic circuit is synchronous reversible counter having a complexity of 55 equivalent gates. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous counter. The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count input. The direction of counting is determined by which count input is pulsed while the other count input is high. A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count and load inputs are buffered to lower the drive requirements.

Π₯арактСристики
SVHC (Особо ΠžΠΏΠ°ΡΠ½Ρ‹Π΅ ВСщСства)No SVHC (15-Jun-2015)
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π’Ρ‹Π²ΠΎΠ΄ΠΎΠ²16Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)
Максимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°70Β°C
МаксимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ5.25Π’
ΠœΠ°ΠΊΡΠΈΠΌΠ°Π»ΡŒΠ½Ρ‹ΠΉ Π‘Ρ‡Π΅Ρ‚16
Минимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°0Β°C
МинимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ4.75Π’
Π‘Ρ‚ΠΈΠ»ΡŒ ΠšΠΎΡ€ΠΏΡƒΡΠ° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹ Π›ΠΎΠ³ΠΈΠΊΠΈDIP
Вактовая Частота32ΠœΠ“Ρ†
Π’ΠΈΠΏ Π‘Ρ‡Π΅Ρ‚Ρ‡ΠΈΠΊΠ°Π”Π²ΠΎΠΈΡ‡Π½Ρ‹ΠΉ, Π‘ΠΈΠ½Ρ…Ρ€ΠΎΠ½Π½Ρ‹ΠΉ, Π’Π²Π΅Ρ€Ρ… / Π’Π½ΠΈΠ·
Π£ΠΏΠ°ΠΊΠΎΠ²ΠΊΠ°ΠŸΠΎΡˆΡ‚ΡƒΡ‡Π½ΠΎ
Π£Ρ€ΠΎΠ²Π΅Π½ΡŒ Π§ΡƒΠ²ΡΡ‚Π²ΠΈΡ‚Π΅Π»ΡŒΠ½ΠΎΡΡ‚ΠΈ ΠΊ ВлаТности (MSL)-