МСню
ΠšΠΎΡ€Π·ΠΈΠ½Π°

SN74LVTH16373DGGR

SN74LVTH16373DGGR
SN74LVTH16373DGGR
  • НаличиС: Под Π·Π°ΠΊΠ°Π· 3-4 Π½Π΅Π΄Π΅Π»ΠΈ
195 β‚½
Π’ ΠΊΠΎΡ€Π·ΠΈΠ½Ρƒ

LATCH, D, TRANSPARENT, TRI STATE, TSSOP.


The SN74LVTH16373DGGR is a 16-bit transparent D Latch with 3-state outputs. It is designed for low-voltage (3.3V) VCC operation, but with the capability to provide a TTL interface to a 5V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the LE input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs. A buffered OE\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pull-up components.

Π₯арактСристики
SVHC (Особо ΠžΠΏΠ°ΡΠ½Ρ‹Π΅ ВСщСства)No SVHC (15-Jun-2015)
Π’Ρ‹Ρ…ΠΎΠ΄Π½ΠΎΠΉ Π’ΠΎΠΊ64мА
Π—Π°Π΄Π΅Ρ€ΠΆΠΊΠ° РаспространСния2.7нс
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π‘ΠΈΡ‚16Π±ΠΈΡ‚
ΠšΠΎΠ»ΠΈΡ‡Π΅ΡΡ‚Π²ΠΎ Π’Ρ‹Π²ΠΎΠ΄ΠΎΠ²48Π²Ρ‹Π²ΠΎΠ΄(-ΠΎΠ²)
Линия ΠŸΡ€ΠΎΠ΄ΡƒΠΊΡ†ΠΈΠΈ-
Максимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°85Β°C
МаксимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ3.6Π’
Минимальная Рабочая Π’Π΅ΠΌΠΏΠ΅Ρ€Π°Ρ‚ΡƒΡ€Π°-40Β°C
МинимальноС НапряТСниС ΠŸΠΈΡ‚Π°Π½ΠΈΡ2.7Π’
Π‘Ρ‚ΠΈΠ»ΡŒ ΠšΠΎΡ€ΠΏΡƒΡΠ° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹ Π›ΠΎΠ³ΠΈΠΊΠΈTSSOP
Π’ΠΈΠΏ Π’Ρ‹Ρ…ΠΎΠ΄Π° ΠœΠΈΠΊΡ€ΠΎΡΡ…Π΅ΠΌΡ‹Π‘ ВрСмя Бостояниями
Π’ΠΈΠΏ Π—Π°Ρ‰Π΅Π»ΠΊΠΈΠŸΡ€ΠΎΠ·Ρ€Π°Ρ‡Π½Π°Ρ D Π’ΠΈΠΏΠ°
Π£ΠΏΠ°ΠΊΠΎΠ²ΠΊΠ°ΠŸΠΎΡˆΡ‚ΡƒΡ‡Π½ΠΎ
Π£Ρ€ΠΎΠ²Π΅Π½ΡŒ Π§ΡƒΠ²ΡΡ‚Π²ΠΈΡ‚Π΅Π»ΡŒΠ½ΠΎΡΡ‚ΠΈ ΠΊ ВлаТности (MSL)MSL 1 - Π‘Π΅Π·Π»ΠΈΠΌΠΈΡ‚Π½Ρ‹ΠΉ